



FIG.1




















FIG.





FIG.8

FIG.9



-- Logic circuit interconnection region -- $\begin{array}{c|c}
30 & 250 \\
31 32 33 & 200
\end{array}$ 200 ----INDUCTOR FORMING REGION --30 31 32 33 009

250 | 200

009

100

11 12 13

FIG.10

FIG.11






FIG.12









FIG. 15









FIG.16

FIG.17










FIG.21

